Nonlinear systems, such as switching DC-DC boost or buck converters, have rich dynamics. and a term due to the non-resistive load. Even with a single pole, the phase response of the discrete-time model can go beyond -90 degrees as in the two-pole average models. In the boost converter with a resistive load under current mode control, adding the compensating ramp has no effect on the pole location. Increasing the ramp slope decreases the DC gain of control-tooutput transfer function and increases the audio-susceptibility. Similar analysis is applied to the buck converter with a non-resistive load or variable switching frequency. The derived dynamics agrees closely with the exact switching model and the past research results.
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Introduction
Nonlinear systems, such as switching DC-DC boost or buck converters, have rich dynamics. Many efforts have been made in the past three decades to analyze the boost converter power stage in discontinuous conduction mode (DCM) based on average models [1] [2] [3] [4] [5] [6] [7] [8] . Fewer efforts [9] [10] [11] have been made to model the boost converter under current mode control (CMC) in DCM. The analysis of the DCM is generally believed to be complex because DCM has three stages in a switching cycle. Combination of CMC and DCM further increases the complexity. Adding a non-resistive load also increases the complexity [12] . This paper presents an alternative and accurate modeling in addition to the average models. Similar modeling approach has been applied to the fixed-switching-frequency buck converter with a resistive load [13] . Compared with [13] , this paper makes three additional extensions. First, it extends to the boost converter. Second, it extends to the non-resistive load case. Third, it extends to variable switching frequency control. This paper focuses on the boost converter.
In [14] , a discrete-time model for the boost converter power stage in DCM is proposed. The model accurately predicts subharmonic oscillation in a boost converter with proportional voltage feedback [15] . However, its potential advantage has not been fully appreciated. In this paper, the discrete-time model is applied to analyze the boost and buck converters in seven different schemes in a unified way (summarized in Table 1 ): open-loop power stage, voltage mode control (VMC), current mode control, constant power load (CPL), constant current load (CCL), constant-on-time control (COTC), and boundary conduction mode (BCM).
In the past, the analysis of these different schemes were reported in separate references [1, 3-7, 9-12, 16-18] , instead of in a single reference as this paper. Here, the linearized dynamics of the discrete-time model is obtained simply by taking partial derivatives with respect to dynamic variables. In the discrete-time model, the pole will be shown to have a simpler expression and is a linear combination of three terms: the open-loop pole, a term due to the control scheme, and a term due to the non-resistive load. The discrete-time model provides a simpler alternative to design or analyze the converter different from the circuit-averaging approach [10] . The same methodology developed here can be extended to analyze other types of converters [13, 19] , or applications, such as power factor correction and digital control of DC-DC converters directly based on discrete-time dynamics. For example, as shown in this paper, similar analysis can be readily extended to analyze the converter with a non-resistive load.
This paper presents theoretical analysis of already experimentally observed phenomena in [5, 9, 12, 15-17, 20, 21] . Seven simulation examples based on the exact switching model have been made. All the obtained results agree coherently with the past observations, and they are verified by the exact switching model. The analysis of the seven different schemes is presented next. For each scheme, the flow of analysis is as follows.
1. Identify the dynamic variables.
2. Identify the feedback variables.
3. Derive the switching constraint (when the switch is turned on/off). 4 . Derive the large-signal dynamics.
5. Using partial derivatives, derive the small-signal (linearized) dynamics. 6 . Determine the pole, control-to-output and audio-susceptibility frequency responses. This paper has three parts. In Part I, the boost converter with resistive load is analyzed, and similar results [13] for the buck converter are reviewed. In Part II, pole shifting due to non-resistive load is analyzed. In Part III, variable frequency control is analyzed. At the end of each part, the key results are summarized in a table.
Part I
Open/Closed-Loop Dynamics, VMC, and CMC 2 Scheme One (S 1 ): Open-Loop Power Stage Consider a boost converter power stage ( Fig. 1 ) with a switching frequency f s and a switching period T = 1/f s . Let ω s = 2πf s . Denote the source voltage as v s , the capacitor voltage as v, the inductance as L, the capacitance as C, and the equivalent series resistance (ESR) as R c . The load, either resistive or non-resistive, has a steady-state effective resistance R. If the load is non-resistive, the dynamic resistance in the n-th cycle is denoted as R n .
Nonlinear Discrete-Time Model
In DCM, there are three stages in the switching period. Let the durations of the first and the second stages be DT and D 2 T , respectively. The inductor current i L is zero in the third stage, and one discrete-time pole is zero [22] . The discrete-time dynamics is thus one-dimensional.
Throughout the paper, to simplify the dynamics, all continuous-time variables are sampled at the beginning of each cycle. A subscript n is used for a dynamic variable of the n-th cycle. For example, D n denotes the duty cycle in the n-th cycle. Also, trailing-edge modulation (where the switch is turned on at the beginning of each cycle) is assumed. An illustrative signal plot of i L is shown in Fig. 2 . The nonlinear large-signal discrete-time model (mapping) reported in [14] is rearranged here as
where K n = 2L/R n T , β n = ρ n T 2 /2LC, and ρ n = R n /(R n + R c ). The model dynamics is shown in Fig. 3 . Note that K n , β n , and ρ n are dimensionless variables. Also note that R n , K n , β n , and ρ n are dynamic variables (varying in each cycle) if the load is non-resistive. If the load is resistive, they are constant and denoted as R, K, β, and ρ, respectively. The short notation v sn , instead of v s,n , is used for brevity. This applies to other variables. For R c = 0, ρ n = 1. Here, under fixed switching frequency, T is constant. In Sec. III, under variable switching frequency, and the switching period is a dynamic variable, denoted as T n .
Steady-State (Fixed-Point) Analysis
In steady state, let (fixed-points)
where M is the conversion ratio [10] . Then (1) leads to a steady-state equation,
which is a quadratic equation of M and has two solutions. Ignoring the negative solution, one has the same result as in [10, p. 124] ,
Assume ESR is small. By simple algebra based on the steady-state inductor current slopes, one has
Using (3) and (4), one has
. These equations greatly simplify the linearized dynamics and are used throughout the paper.
Limitation on the Input Space
The nonlinear dynamics (1) is derived under the assumption that the converter operates in DCM, not all inputs (v n , v sn , D n , R n ) = (v, v s , D, R) are legitimate, unless an additional CCM model is included. An input (v, v s , D, R) which makes the converter leave DCM is illegitimate. Assume that the variation of the capacitor voltage v is small within a switching period T , then
which leads to the following limitation on the input space (v, v s , D, R) for the mapping (1) to be legitimate:
Linearized Open-Loop Dynamics
A hatˆis used to denote small perturbations (e.g.,
The effect of a non-resistive load will be discussed later. The linearized open-loop dynamics iŝ
:= p 0vn +Γ s0vsn + Γ c0Dn (8) where the open-loop pole is
The converter is stable if |p 0 | < 1. Saddle-node bifurcation [23] occurs when p 0 = 1, and subharmonic oscillation (period-doubling bifurcation) occurs when p 0 = −1.
In [10, p. 427 ], the negative continuous-time pole is ω p = (2M − 1)/RC(1 − M ), equivalent (through a mapping) to the discrete-time pole p 0 ≈ e ωpT if T ≪ RC and R c ≪ R. Thus, given a discrete-time pole (9) , one can easily obtains its corresponding continuous-time pole.
Agreement with the Exact Switching Model
In [24] , based on the exact switching model, the exact value of the discrete-time pole p 0 is obtained,
where
T , and
For a small θ, e θ ≈ 1 + θ, sin(θ) ≈ θ and cos(θ) ≈ 1 − θ 2 /2, then the exact discrete-time pole (10) becomes (7) . This shows that the derived linearized model (8) , although based on the approximate nonlinear model (1) , is close to the exact switching model.
Open-Loop Frequency Responses
The output voltage is close to ρv. In the power stage, D n is the control variable to control the output voltage. Given the dynamics (8) , the open-loop control-to-output transfer function is
As discussed above, D = KM (M − 1). The DC gain, agreed with [10, p. 427] , is
Similarly, the open-loop audio-susceptibility (source-to-output transfer function) is
and the DC gain of audio-susceptibility is
agreed with [2] . Given a transfer function in the z-domain, say T (z), its DC gain is T (1), and its effective frequency response is T (e jωT ), which is valid in the frequency range |ω| < ω s /2 (half the switching frequency). Different from a single-pole continuous-time system, in which the phase response cannot go beyond -90 degrees, a single-pole discrete-time system has phase response beyond -90 degrees [22] , giving similar results as in two-pole average models [3] [4] [5] as shown in the next example. The pole from (7) is 0.9703. The exact pole from (10) based on the exact switching model [24] is 0.9707. Both agree closely. Throughout the paper, the exact switching model means the circuit as in Fig. 1 with the ideal switch, where the exact switching instants depend on the particular control scheme. Simulation based on the exact switching model is expected to be accurate as other circuit simulators such SIMPLIS, PSIM and SABER.
The control-to-output frequency response of the discrete-time model (12) is shown in Fig. 4 , compared with that of the average model in [5] . The frequency response of the discrete-time model matches well with the experimental data (reproduced and marked as * in Fig. 4 ) reported in [5] based on SABER simulation. This example shows that the discrete-time model, even though with only one pole and no zero, still gives accurate frequency responses.
Here, both the discrete-time model and the average model in [5] agrees closely with the exact switching model. In this example, the average model has good agreement because the discrete-time pole here is real positive. With additional feedback as discussed later, the closed-loop discrete-time pole may be real negative, and the converter is oscillatory [13] . In that case, the discrete-time model would give more accurate results than the average model (as shown in Example 2 with voltage feedback). In the average model of the boost converter, if the ESR zero is located between the two poles in the complex plane, the root loci of poles would remain on the real axis, and the converter with any feedback gain is not oscillatory. However, if the ESR zero is located to the left of the high-frequency pole in the complex plane, based on the root locus, the converter may have complex poles, but the oscillation frequency is not subharmonic (contradicting to simulations or real circuit experiments shown in Example 2 or [15] ). Therefore, the average models are accurate only in some conditions (when the discrete-time pole is real positive) as reported in [13] , whereas the discrete model does not have such a limitation. ✷ 3 General Closed-Loop Dynamics with Non-Resistive Load
The Pole is a Linear Combination of Three Terms
For a closed-loop converter, another switching constraint associated with the duty cycle is placed on the power stage dynamics (1). Generally, the constraint can be represented directly in terms of the duty cycle as a function of other variables,
where, in VMC, the control variable v cn controls the output voltage; while in CMC, the control variable v cn controls the peak inductor current. The closed-loop dynamics is shown in Fig. 5 . Generally, the dynamic load R n can be represented as a function of the capacitor voltage v n , R n = R(v n ). For general cases about other switching constraints or other load representations, similar dynamics can be derived and are omitted to save space.
From (1) and (16), the linearized closed-loop dynamics iŝ
where p is the closed-loop pole and can be expressed as a combination of three terms:
where ∆p c = (∂f /∂D n )(∂D/∂v n ) denotes a pole shifting due to the closed-loop control scheme, and ∆p l = (∂f /∂R n )(∂R/∂v n ) denotes a pole shifting due to the non-resistive load. Note that the term ∆p c depends on the control scheme, and may be converter-dependent, whereas the ∆p l is generally converter-independent. If the load is purely resistive, one has ∂R/∂v n = 0 and ∆p l = 0. Note that a resistive load affects the pole location through R, as shown in (9), not through ∆p l .
Closed-Loop Frequency Responses
Given the dynamics (18), the closed-loop control-to-output transfer function is
Similarly, the closed-loop audio-susceptibility (source-to-output transfer function) is
Compared with other modeling approaches, the discrete-time modeling is simpler. Given a converter with a particular load under a particular control scheme, the discrete-time pole is just a linear combination of different terms. The dynamics for the boost converter under fixed-switchingfrequency VMC or CMC with a resistive load is presented next, followed by the non-resistive load case in Sec. 7, and the variable-switching-frequency case in Sec. III.
Given a particular control scheme, the first step of analysis is to determine the switching constraint (16) . Once the constraint is obtained, the closed-loop dynamics and pole can be easily obtained from (18) and (20) . 
It is rearranged in terms of the duty cycle D n as a function of v n ,
It is a simple state feedback and the linearized closed-loop dynamics isv n+1 = pv n + Γ s0vsn , where the closed-loop pole is
Since ∆p c here is generally negative, which may shift the pole to the left and make the pole p = p 0 + ∆p c to be negative. Subharmonic oscillation occurs when It is shown in [15] that subharmonic oscillation occurs when g > 0.08 by simulation based on the exact switching model. From (24) , the critical gain (when the subharmonic oscillation occurs) is 0.076. Thus, a feedback gain greater than 0.076 is expected to be destabilizing, which agrees with the simulation result in [15] noted above. With g = 0.076, the closed-loop discrete-time pole is -1.08, indicating that the converter is oscillatory at the half switching frequency (9424.9 rad/s).
Next, the frequency responses of the discrete-time model and the average model are compared. It will be shown that the discrete-time model gives more accurate results. The control-to-output frequency response of the discrete-time model (21) is shown in Fig. 7 , compared with that of the average model based on [5] . The gain margin of the discrete-time model is -22.4 dB (corresponding to g = 10 −22.4/20 = 0.076) at the half switching frequency. The gain margin agrees with the exact switching model reported in [15] .
In contrast, the gain margin based on the average model [5] is -9.28 dB (corresponding to g = 10 −9.28/20 = 0.3436) at frequency 15900 rad/s, which does not accurately predict the critical gain for the subharmonic oscillation. With g = 0.076, the closed-loop poles of the average model are −4508.3 ± 7115.2i, which are stable with a transient oscillation frequency at 7115.2 rad/s. This contradicts with the simulation that, with g = 0.076, the converter is unstable with a (subharmonic) oscillation frequency at 9424.9 rad/s. In this example, the discrete-time model gives more accurate In CMC shown in Fig. 8 , let the compensating ramp slope be m a and the inductor current slope in the first stage of each cycle be m 1 = v s /L. The duty cycle is determined by these two slopes and the control variable v cn (which controls the peak inductor current):
This feedback control law adds a nonlinear constraint to the discrete-time dynamics (1) . As noted in [9] for the boost converter in DCM, CMC adds feedforward from v s but adds no voltage feedback. Since D n is not a function of v n , one has ∆p c = (∂f /∂D n )(∂D/∂v n ) = 0 and p = p 0 . The pole for CMC is the same as the open-loop power stage pole, agreed with [9] . The results for CCM and DCM are different. In CCM, CMC does add state feedback. In contrast, in DCM, the CMC control law (25) does not add any state feedback because the initial current at the beginning of each cycle is zero.
Linearized Dynamics
Let m c = 1 + m a /m 1 as in [9] . Taking partial derivative of (25) with respect to v cn and v sn , the constraint (25) has linearized dynamics,
The closed-current-loop linearized dynamics, (7) with (26), can be simplified aŝ
Figure 8: A boost converter under current-mode control.
DC Gains and the Effects of the Compensating Ramp
From (21) and (27), the DC gain of control-to-output transfer function, agreed with [9] , is
Compared with (13), for no compensating ramp added (m c = 1), the DC gain for CMC is larger than that for the power stage if L > T v s . However, since m c ≥ 1, adding the ramp or increasing the ramp slope decreases the DC gain. From (22) , the DC gain of audio-susceptibility is
The audio-susceptibility for CMC is smaller than that for the open-loop power stage (see (15) ). However, based on (29), one has ∂T os (1)/∂m c > 0, and increasing the ramp slope increases the audio-susceptibility. From (29), the DC gain of audio-susceptibility is nulled if m c = 1−1/(2M −1). Since M > 1 for the boost converter, a negative ramp (with m c < 1) is required to null the audiosusceptibility. Without the ramp compensation (m c = 1), (29) becomes
which is close to 1/2 for a large M . Different from the CCM case, the effects of the compensating ramp for DCM are summarized. First, since the pole location in DCM is not shifted by CMC, adding the ramp also does not shift the pole and does not affect the stability. Second, increasing the ramp slope decreases the DC gain of control-to-output transfer function. Third, increasing the ramp slope increases the DC gain of audio-susceptibility. These three effects raise the question whether the ramp is needed for the boost converter in DCM. The ramp, beneficial in CCM to stabilize the current loop, may be unnecessary in DCM since the current loop itself is not oscillatory. The need of the ramp is also questioned for the buck converter in DCM [13] . The control-to-output frequency response (21) is shown in Fig. 9 , compared with that of the average model reported in [9] which was shown in agreement with the experimental results. Both have similar magnitude frequency responses. The discrete-time model generally has a larger phase lag close to the half switching frequency. This can be explained by the fact, in the discrete-time model, the output is measured at the start of the period (t = nT ), while the control is exerted at t = nT + D n T (with a delay). The discrepancy can be mitigated if the output is also measured at t = nT + D n T [22] . ✷
Buck Converter with a Resistive Load: A Short Review
Similar results for the buck converter based on [13] are summarized here for completeness and also for comparison. From [13] , the nonlinear large-signal discrete-time dynamic for the buck converter in DCM is
The open-loop power stage pole for the buck converter, agreed with [10, p. 427] , is
From [13] , the pole for the CMC buck converter, agreed with [9, 10] , is
With no compensating ramp, m c = 1, and the CMC pole is
The pole (34) is greater than 1 (unstable) for M > 2/3, implying occurrence of saddle-node bifurcation [13] . The possibility of instability for M > 2/3 was also reported in [9, 10] . 
Audio-susceptibility,
DC gain, T oc (1)
A summary for the power stage and CMC for boost and buck converters is given in Table 2 .
Part II Pole Shifting due to Non-Resistive Load 7 Boost Converter
With a non-resistive load, either under open loop, VMC or CMC, the pole is shifted by ∆p l as discussed in Sec. 3. Two different loads, CPL and CCL, are considered.
Scheme Four (S 4 ): Boost Converter with a Resistive Load in Parallel with CPL
Let the load be a resistive load R 0 in parallel with a CPL (with a constant power P ) as shown in Fig. 10 . Assume that the output voltage variation within a cycle is small and ESR is also small, then the effective resistance of the CPL is close to v 2 n /P . The total load resistance (as a function
. For R 0 = ∞, one has R n = v 2 n /P and the load is a pure CPL. For P = 0, R n = R 0 and the load is a pure resistor. In steady state, the effective resistance is R = R 0 v 2 /(R 0 P + v 2 ), which leads to
From (20),
which is independent of R 0 . Note that, as discussed above, a resistive load such as R 0 affects the pole location through the effective resistance R as shown in (9), not through ∆p l . Also note that, with a small R or R 0 , the converter may not operate in DCM, and the DCM analysis does not apply. For P = 0, one has R = R 0 and ∆p l = 0 because with a resistive load, the pole is not shifted by an additional term.
As noted above, for the CMC boost converter, ∆p c = 0. With CPL, the poles for the power stage and CMC are the same.
From (9) and (36), for either the power stage or CMC,
When the load is a pure CPL (R 0 = ∞ and the total effective resistance R = v 2 /P ), for example, the converter is generally stable (with p < 1) and agreed with [12] . Subharmonic oscillation (with p < −1) may occur if M < 1 + ρT /2RC (close to 1), which is rare because another condition [10] with M > 1/(1 − D) for the boost converter is required in DCM.
Scheme Five (S 5 ): Boost Converter with a Resistive Load in Parallel with CCL

General Case
Let the load be a resistive load R 0 in parallel with a CCL (with a constant current I o ) as shown in Fig. 11 . This load can model a light emitting diode (LED), and the boost converter is an LED driver. Assume that the output voltage variation within a cycle is small and ESR is also small, then the effective resistance of the CCL is close to v n /I o . The total load resistance (as a function
. For R 0 = ∞, one has R n = v n /I o and the load is a pure CCL. For I o = 0, one has R n = R 0 and the load is a pure resistor. From (20) ,
For I o = 0, one has R = R 0 and ∆p l = 0 because with a resistive load, the pole is not shifted by an additional term. If I o > 0, then ∆p l > 0 and the pole is shifted to the right. If I o < 0, then ∆p l < 0 and the pole is shifted to the left. The effect of CCL on the power stage or CMC is discussed next. From (9) and (38), for the power stage or CMC,
Based on (39) and the fact that 1/R = 1/R 0 + I o /v, one can prove that for I o < v s (1 − 2M )/R 0 , one has p > 1 and the converter is unstable with occurrence of saddle-node bifurcation. The occurrence of this condition may be rare because R < 0 is generally required. For R > 0 and I o < 0 (or R 0 > 0), one has p < 1 and the saddle-node bifurcation does not occur.
Special Case: Pure CCL
Next, consider a special case that the load is a pure CCL (R 0 = ∞ and the total effective resistance R = v/I o ), for example. For I o > 0, based on (39), one has p < 1 and the converter is generally stable (without occurrence of saddle-node bifurcation). For I o < 0, based on (39), one has p > 1 and the converter is unstable. This result is reasonable because it agrees with the fact that, for I o < 0, the capacitor voltage keeps increasing and there is no T -periodic orbit. Subharmonic oscillation (with p < −1) may occur if M < 2RC/(2RC − ρT ), which is rare because another condition with M > 1/(1 − D) for the boost converter is required in DCM.
In the following two examples, the resistive load in Example 1 is replaced by a non-resistive load (but keeping the same effective resistance R = 20 Ω) to see the effects of different non-resistive loads.
In Example 4, the load is a pure CCL. With I o > 0, the pole is shifted to the right. In Example 5, the load is a pure CCL in parallel with a resistor. With I o < 0, the pole is shifted to the left. The other converter parameters remain the same as in Example 1. Verification by time-domain simulation. A (cycle-by-cycle) simulation is made to confirm the pole location. Sincev n+1 = pv n , given an initial perturbationv 0 , at the end of n-th cycle, one hasv n = p nv 0 . The value of pole determines how fast v n converges to the fixed point v.
Let the circuit starts with an initial condition (i L0 , v 0 ) = (0, 19) for a period of 20T , shown in Fig. 12 Fig. 12, Fig. 13 shows a faster decay due to a smaller pole. ✷
Buck Converter
Generally, the pole shifting due to the non-resistive load is converter-independent, and the results derived above can be readily extended to the buck converter. The same pole shifting ∆p l for the boost converter can be applied to the buck converter.
Scheme Four (S 4 ): Buck Converter with a Pure CPL
Open-Loop Power Stage
From (36) and (32), the power stage pole for the buck converter with a pure CPL (with the total effective resistance R = v 2 /P ) is
which is stable [12] and agreed with [20, Eq. 17] . 
Current Mode Control (CMC)
From (36) and (33), the pole for the CMC buck converter with a pure CPL is
which is unstable (with p > 1) if no compensating ramp is added (m c = 1). A ramp with m c > 2 (or equivalently, m a > m 1 ) is required to stabilize the converter.
8.2 Scheme Five (S 5 ): Buck Converter with a Pure CCL
Open-Loop Power Stage
From (38) and (32), the power stage pole for the buck converter with a pure CCL (with the total effective resistance R = v/I o ) is
For I o > 0, one has p < 1 and the converter is generally stable. For I o < 0, one has p > 1 and the converter is unstable. Subharmonic oscillation (with p < −1) may occur if M > 1 − ρT /2RC (close to 1), which is rare because another condition [10] with M < D for the buck converter is required in DCM.
Current Mode Control (CMC)
From (38) and (33), the pole for the CMC buck converter with a pure CCL is
which is unstable with p > 1, for example, if I o > 0, M > 1/2 and no compensating ramp is added (m c = 1). Saddle-node bifurcation occurs when M = 1/2. The existence of saddle-node bifurcation can be proved in another way based on steady-state analysis discussed next. 
(Poles may be also unstable if R < 0.) From (31), in steady state (to determine the fixed points), let D n = D, v sn = v s and v n+1 = v n = v = M v s . Then (31) leads to a steady-state equation,
which is a quadratic equation of M and has two solutions,
The stable solution (fixed point) has M < 1/2 and the unstable solution has M > 1/2. From (45), the two solutions coalesce and thus the saddle-node bifurcation occurs when M = 1/2 and
From (43), a ramp with m c > 2M (or equivalently, m a > (2M − 1)m 1 ) is required to stabilize the converter. A summary of poles for boost and buck converters with pure CPL or CCL (R 0 = ∞) is given in Table 3 . These two time simulations confirm the stability and instability of the two orbits shown in Fig. 15 . Similar to the discussion in [13] , if the circuit starts with an initial condition with i L = 0 and v < 3.6, the state trajectory will converge toward the stable fixed point (with v = 1.4). If the circuit starts with an initial condition with i L = 0 and v > 3.6, the state trajectory will move away from the unstable fixed point (with v = 3.6). ✷
Part III Variable Frequency Control
Similar analysis can be applied to variable frequency control, such as valley voltage constanton-time control (denoted here as V-COTC) [25] or boundary (borderline) conduction mode (BCM) [16, 17, 21] . The BCM is also called critical conduction mode. Variable switching frequency is generally applied for ripple-based control [26] where only simple static feedback (instead of highorder dynamic feedback) is required. In the variable frequency control, the n-th cycle period T n is not fixed. An illustrative signal plot of i L is shown in Fig. 18 . There are two feedback variables d n and T n . Without loss of generality, only a resistive load is considered and hence R n = R. With a non-resistive load, the pole is just shifted by ∆p l as discussed in Sec. 7. Figure 19 : Closed-loop large-signal dynamics for V-COTC.
constraint equation [22] at the end of the n-th cycle (at the switching instant t = n i=1 T i ):
From (1), the power stage dynamics is
The closed-loop dynamics is shown in Fig. 19 . The closed-loop pole (also valid for the buck converter) is
Without the ramp (m a = 0), one has ∆p c = −p 0 and p = 0, resulting a deadbeat effect [10] . Adding the ramp removes the deadbeat effect. A converter generally has two dynamic variables associated with the inductor current and the capacitor voltage, and hence has two poles. In DCM, the pole associated with the inductor current is zero. With the constant-on-time control, the second pole associated with the capacitor voltage is also zero, agreed with [9] .
Scheme Seven (S 7 ): Boundary Conduction Mode (BCM)
The BCM can be considered as a special case of DCM and CCM. An illustrative signal plot of i L is shown in Fig. 21 . The operation of BCM is as follows. Within the n-th cycle, the switch is turned on for a period d n , and the switch is turned off at t = T n when i L = 0. The cycle period T n is the sum of the on-time (d n ) and the off-time (T n − d n ). By simple algebra based on the inductor current slopes for the on-time and the off-time, the cycle period T n for BCM can be proved to be proportional to the on-time d n . For the boost converter,
For the buck converter,
Thus, T n is a function of d n and it can be internalized into the closed-loop dynamics (shown later). Two BCM schemes are considered. In the first scheme, the first stage has variable on-time d n . The switch is turned off at t = d n within a cycle when i L = v cn . This control scheme puts a constraint equation (similar to (25) ) at the switching instant t = d n within the cycle. For the boost converter,
In the second scheme, the first stage has constant on-time d n = d = DT , instead of variable on-time. For simplicity, the first scheme is denoted here simply as BCM, and the second scheme is denoted as BCM-COT.
Since the BCM can be considered as a special case of DCM and CCM, the steady-state equations for DCM and CCM can be applied in BCM. The following steady-state equations are used throughout the paper to simplify the small-signal dynamics. From (3) and (4), for the boost converter in DCM, one has D = KM (M − 1). For the boost converter in BCM (operating at the CCM-DCM boundary), 
Boost Converter
BCM with Variable On-Time
A BCM boost converter is shown in Fig. 22 . From (52), similar to (48), the large-signal dynamics is
where the constraint equation for d n is shown in (54). The dynamics is shown in Fig. 23 , where the dynamic variable T n is internalized. By taking partial derivatives of (56), the small-signal dynamics iŝ
The pole is stable and its location agrees with [16] by a simple continuous-to-discrete mapping. From (57), the DC gain of control-to-output transfer function is
agreed with [21] . Similarly from (57), the DC gain of audio-susceptibility is
also agreed with [16] .
BCM with Constant On-Time (BCM-COT)
A BCM-COT boost converter is shown in Fig. 25 . By setting d n = d = DT in (56), the large-signal dynamics is
The dynamics is shown in Fig. 24 , where the dynamic variable T n is internalized. By taking partial derivatives of the large-signal dynamics, the small-signal dynamics iŝ 
Buck Converter
BCM with Variable On-Time
From (53), similar to (31), the large-signal dynamics for the BCM buck converter is
where the constraint equation for d n is shown in (55). By taking partial derivatives of (62), the small-signal dynamics iŝ
The pole is stable and its location agrees with [16] . From (63), the DC gain of control-to-output transfer function is
agreed with [16] . Similarly from (63) which does not have a term associated withv sn , the audiosusceptibility is zero, also agreed with [16] .
BCM with Constant On-Time (BCM-COT)
By setting d n = d = DT in (62), the large-signal dynamics for the BCM-COT buck converter is
By taking partial derivatives of the large-signal dynamics, the small-signal dynamics iŝ
A summary for boost and buck converters with variable frequency control is given in Table 4 .
Conclusion
A simple one-dimensional discrete-time model is used to analyze the boost converter in discontinuous conduction mode. Boost and buck converters in seven different schemes are analyzed systematically. The linearized dynamics is obtained simply by taking partial derivatives with respect to dynamic variables. The discrete-time model provides a simpler alternative (different from the circuit-averaging approach) to design or analyze the converter. The key results are summarized in Tables 2-4 . In the discrete-time model, there is only a single pole and no zero. The single closed-loop pole is a linear combination of three terms: the open-loop pole, a term due to the control scheme, and a term due to the non-resistive load. Even with a single pole, the phase response of the discrete-time model can go beyond -90 degrees as in the two-pole average models.
In the boost converter with a resistive load under current mode control, adding the compensating ramp has no effect on the pole location. Increasing the ramp slope decreases the DC gain of controlto-output transfer function and increases the audio-susceptibility. The ramp, beneficial in CCM to stabilize the current loop, may be unnecessary in DCM since the current loop is not oscillatory. 
